

AMENDMENT AND RESPONSE
Serial No.: 10/655,829
Filing Date: September 5, 2003
Title: AUTOMATIC LAYOUT FILL GENERATOR

PAGE 3
Attorney Docket No. 125.082US01

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of claims:

1. (Currently amended) A method of simulating an integrated circuit layout, the method comprising:
automatically identifying empty areas in a layout that can be filled; and
generating fill patterns to fill the empty areas using a recursive partition algorithm.
2. (Currently amended) The method of claim 1, further comprising:
automatically filling the empty spaces areas with the fill patterns.
3. (Original) The method of claim 1, further comprising:
selecting the fill patterns; and
placing the fill patterns in empty areas to fill the empty areas.
4. (Original) The method of claim 1, further comprising:
filling select empty areas with the fill patterns.
5. (Original) The method of claim 1, further comprising:
defining a unique layout cell for each fill pattern that is placed in a designated library.
6. (Original) The method of claim 1, further comprising:
using a configuration file to define the fill patterns.
7. (Original) The method of claim 1, wherein automatically identifying empty areas in a layout that can be filled, further comprises:
running an empty area identification design tool that is based on design rule checking (DRC) requirements.

AMENDMENT AND RESPONSE

Serial No.: 10/655,829

Filing Date: September 5, 2003

Title: AUTOMATIC LAYOUT FILL GENERATOR

PAGE 4

Attorney Docket No. 125.082US01

8. (Original) The method of claim 1, further comprising:

using a hierarchical database that is adapted to provide easy modification or move-ability of fill patterns.

9. (Original) The method of claim 1, further comprising:

filling select empty areas with the fill patterns, wherein the select empty areas represent different layers of mask and metal in the integrated circuit.

10. (Original) The method of claim 9, wherein at least one of the different layers is filled with different shape fill patterns than the shapes in fill patterns of the other different layers.

11. (Currently amended) A method of simulating an integrated circuit layout design, the method comprising:

identifying empty areas in the layout design;

representing the empty areas; and

generating fill patterns to fill the empty areas based at least in part on a recursive partition algorithm.

12. (Original) The method of claim 11, wherein the empty areas are represented as polygons.

13. (Currently amended) The method of claim 12, further comprising:

~~using a wherein the recursive partition algorithm on-select-empty-areas-to partitions the~~ select empty areas into multiple rectangles to be filled with the fill patterns.

14. (Original) The method of claim 11, further comprising:

filling empty areas with the fill patterns.

15. (Original) The method of claim 14, further comprising:

running a design rule checking (DRC) test on the design.

AMENDMENT AND RESPONSE

Serial No.: 10/655,829

Filing Date: September 5, 2003

Title: AUTOMATIC LAYOUT FILL GENERATOR

PAGE 5

Attorney Docket No. 125.082US01

16. (Original) The method of claim 15, further comprising:

when the design does not pass the DRC test, modifying the design layout.

17. (Original) The method of claim 15, further comprising:

when the design does not pass the DRC test, modifying the empty areas and fill patterns.

18. (Original) The method of claim 11, further comprising;

selecting one or more fill patterns; and

filling selected empty areas with select fill patterns.

19. (Original) The method of claim 18, further comprising:

running a design rule checking (DRC) test on the design.

20. (Original) The method of claim 19, further comprising:

when the design does not pass the DRC test, modifying the design layout.

21. (Original) The method of claim 19, further comprising:

when the design does not pass the DRC test, modifying the empty areas and fill patterns.

22. (Currently amended) A machine readable medium having instructions stored thereon for simulating a layout of an integrated circuit, the machine readable medium instructions comprising:

automatically identifying empty areas in a layout that can be filled; and

generating fill patterns to fill the empty areas using a recursive partition algorithm.

23. (Currently amended) The machine readable medium instructions of claim 22, further comprising:

automatically filling the empty spaces areas with the fill patterns.

AMENDMENT AND RESPONSE

Serial No.: 10/655,829

Filing Date: September 5, 2003

Title: AUTOMATIC LAYOUT FILL GENERATOR

PAGE 6

Attorney Docket No. 125.082US01

24. (Original) The machine readable medium instructions of claim 22, further comprising:
selecting the fill patterns; and
placing at least one select fill pattern in at least one empty area to fill the at least one
empty area.

25. (Original) The machine readable medium instructions of claim 22, further comprising:
defining a unique layout cell for each fill pattern that is placed in a designated library.

26. (Original) The machine readable medium instructions of claim 22, further comprising:
using a configuration file to define the fill patterns.

27. (Original) The machine readable medium instructions of claim 22, wherein automatically
identifying empty areas in a layout that can be filled, further comprises:
running an empty area identification design tool that is based on design rule checking
(DRC) requirements.

28. (Original) The machine readable medium instructions of claim 22, further comprising:
using a hierarchical database that is adapted to provide easy modification or move-ability
of fill patterns.

29. (Original) The method of claim 22, wherein the empty areas are represented as polygons.

30. (Currently amended) The method of claim 29, further comprising:
~~— using a wherein the recursive partition algorithm on-select empty areas is used to partition~~
the select empty areas into multiple rectangles to be filled with the fill patterns.

31. (Original) The method of claim 22, further comprising:
filling select empty areas with the fill patterns, wherein the select empty areas represent
different layers of mask and metal in the integrated circuit.

AMENDMENT AND RESPONSE

Serial No.: 10/655,829

Filing Date: September 5, 2003

Title: AUTOMATIC LAYOUT FILL GENERATOR

PAGE 7

Attorney Docket No. 125.082US01

32. (Original) The method of claim 31, whercin at least one of the different layers is filled with different shape fill patterns than the shapes in fill patterns of the other different layers.